Abstract-Low phase noise monolithic oscillators are in high demand in this age of wireless communications. Although LC oscillators generally have better phase noise performance, there is motivation to design ring oscillators with comparable phase noise compared tu LC oscillators. The advantages uf ring oscillators include significantly less die area and generally wider tuning range. Ring oscillator phase noise analysis and simulation, however, often ignore power supply noise which is a major and possibly dominant contrihutor of phase noise. This paper presents a methud of determining a given oscillator's sensitivity to both intrinsic and power supply noise sources and provides a means for comparing different oscillator architectures hased on this information.
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INTRODUCTION
Ring oscillators have several advantages over LC oscillators that make them desirable; namely, smaller die area and generally wider tuning range. On the other hand, LC oscillators generally have better phase noise performance. In order to realize high performance oscillators in highly integrated systems for which die area is at a premium, circuit designers must find a way to eithcr rcducc inductor sizc or rcducc ring oscillator phasc noise. This papcr is intended to help circuit designers with the latter pursuit by showing why horlr intrinsic and power supply noise must he considered when dcsigning a ring oscillator. Previous work on power supply noise in oscillators [I] has represented random noise as deterministic sinusoids and has relied on quasi-static assumptions. Such simulations are incapable of quantitatively comparing the contributions of power supply noise and intrinsic noise. Section I1 gives a review of ring oscillators and classifies them into two broad categories based on the type of delay cell used in the oscillator. The advantages and disadvantages of each type of delay cell are explained. Section 111 discusses the use of available simulation tools to measure the effect of power supply noise on phase noise. Example simulations were run using the SpectreRF phase noise simulator and models for a 0.18 ptn proccss. Thc rcsulting plots arc shown and discussed in Section IV. Conclusions are drawn in Section V.
BASIC DELAY CELLS
This paper will compare two types of ring oscillators: those using udditional differential pair gain stages with resistive loads as delay cells and those using full swing inverters as delay cells. Before we are able to make comparisons. however. we must have practical, uansistor-level implementations 01 each class of oscillator. We will use the popular Maneatis delay cell 121 to represent the partial-swing class and the LeelKim delay cell [ 3 ] to represent the full-swing class. These delay cells arc shown in Fig. 1 and Fig. 2 , respectively. The resistive load in thc Maneatis ccll is iinplcmcnted with two transistors providing symmetric I-V characteristics which approximate differential resistor matching. The inverter in the Lee/Kim cell is implemented as a pseudo-differential positive feedback latch. Since the former is designed using partial-swing design principles and the latter is 3 full-swing circuit, we will refer to them as partial-swing and full-swing oscillators for the rest of the paper.
Partial-swing ring oscillators are designed as linear leedback systems. If three or more delay cells arc cascaded. the phase shift around the loop exceeds 360" and sinusoidal oscillation can occur according to Barkhausen's criteria [4] . Although the nonlincarity of thc delay cell means the output is not pcrfcctly sinusoidal, it is imponant to know that thc output is closer to a sinc wavc than a square wave. The amplitude of the output for a partial-swing oscillator depends on the load resistance and the tail current.
Another concept discussed in [2] is self biasinp. Self biasing for the Maneatis oscillator is shown in Fig. 3 . The feedback loop sets the lower end of the voltage swing so that the symmetric load transistors never leave the region in which they approximate matched resistors. A useful artifact of self 0-7803-8322-2/04/$20.00 02004 IEEE. As mentioned, full-swing ring oscillators are designed as full swing inverter delay cells. Resides inverting the input, the positive feedback of the load causes the delayed transition edge to be sharp, creating an almost square wave output. The amplitude of the output is rail-to-rail. These two attributes. fast transitions and rail-to-rail swing, cause the full-swing ring oscillator to reject intrinsic noise bcttcr than a partial-swing ring oscillator. It is well known that noise injections at transitions cause more phase crror than when the output is saturated 151. 161. Fast transitions cause this window of sensitivity to be very small. Rail-torail swing causes the charge swing at the oscillator output to be maximum. When the signal charge is maximum, the charge injection from noise sources is relatively smaller [SI.
On the other hand, the partial-swing oscillator has smaller charge swing and slow transitions leading to poor intrinsic noise rejection.
The partial-swing oscillator rejects power supply variations well, though. As long as the resistor marching is good, the differential structure isolates \'bo from the output. The large output impedance of the tail current source isolates the output from Vss and the self-hiasing loop further increases this impedance. Unlike the partial-swing oscillator. the full-swing oxillator does not have any mechanisms besides the basic pseudo-differential structure to mininiize power supply noise conversion to phase noise. In sum, we expect the full-swing oscillator to havc better intrinsic noise rejection and the partial-swing oscillator to have bctter power supply rejcction. Although this qualitative explanation has valuc, a incthod for quantifying thc effect of both sources of phase noise is necessary for comparison between different oscillator topologies. The next section discusses how this comparison can be made.
POWER SUPPLY NOISE SIMULATION
.4lthough thc statistics of power supply noise are hard to predict without knowing the environment, we can make a fair comparison between oscillators by injecting noise with identical statistics into two oscillators and comparing the phase noise degradation that results. The power supply noise can be modeled as a hand-limited white noise source and implemented in a circuit simulator as shown in Fig. 4 where the resistor Ro generates the white noise and the RIG' filter limits bandwidth o f the noise.
We use a figure of merit (FOM) to he sure that comparisons are fair. The FOM normalizes phase noise by power and oscillation frequency so that good phase noise performance is truly a result of circuit structure and not simply caused by burning more power or oscillating at a slower frequency. The cquation for FOM is 17):
F o h l = Z O l o g ( f " )~~( A w ) -l O l o g ( P ) ( I )
where fo is the oscillation frequency in Hz, L(Aw) is the phase noise in dBc/Hz at an offset frequency A w and P is the power in watts. Although this equation does normalize for oscillation frequency, we still designed the oscillators to run at the same frequency of lGHz since the normalization is not perfect. Therefore, the FOM is valuable mostly for power normalization and rough comparison to other oscillator designs (e.g. LC oscillators). L: ss noise variance. The plot is analogous to the familiar gainhandu,idth plot. Since thc intrinsic noise dominates for small amounts of power supply noise, good intrinsic noise rejection corresponds to high "DC gain". Likcwisc, good power supply noise rc,jcction corresponds to "bandwidth'. Although these terms are misnomers. we will continue to use them for their intuitive value. Fig. 6 shows the FOM vs. l,bu and FOM vs. V& curves for the full-swing oscillator. Notice that the intrinsic noise rejection or "DC gain" is better for the full-swing oscillator as we expected. Also. tlie power supply noisc rejection or "handwidth" is hetter for the partial-swing oscillator.
Iv. SIMULATION RESULTS
A thorough analysis of phase noise must consider three main sources of phase noise in ring oscillators: L~D noise. I' :s, s. s noise, and intrinsic noise. It would bc counterproductivc to design an oscillator that re,jects V"" noise and then use it in an environment that is dominated by parametric sweeps, we show in this section how the simulation method described in Section 111 can be used to determine which oscillator performs best for various amounts of each of these three noise sources. These results allow a designer to make an informed choice of a ring oscillator if the designer knows the noise environment of the application. The results also verify qualitative explanations given earlier. In this section. we compare the oscillators explained in Section I1 because they are representations of the two general :lasses of ring oscillators. Note, however, that we could compare any oscillators of interest, including LC oscillators.
In Figs. 5 and 6 we showed an FOM 1)s. power supply noise variance plot. In that plot, the noise was injected on thc 
